CMOS floating gate defect detection using I/sub DDQ/ test with DC power supply superposed by AC component by Michinishi, Hiroyuki et al.
Engineering
Electrical Engineering fields
Okayama University Year 2002
CMOS floating gate defect detection
using I/sub DDQ/ test with DC power
supply superposed by AC component
Hiroyuki Michinishi∗ Tokumi Yokohira† Takuji Okamoto‡
Toshifumi Kobayashi∗∗ Tsutomu Hondo††
∗Okayama University of Science
†Okayama University
‡Okayama University of Science
∗∗Mitsubishi Electric Company Limited
††Sharp Takaya Electronics Industry Company Limited
This paper is posted at eScholarship@OUDIR : Okayama University Digital Information
Repository.
http://escholarship.lib.okayama-u.ac.jp/electrical engineering/49
CMOS Floating Gate Defect Detection Using I
DDQ
Test with DC Power Supply
Superposed by AC Component
Hiroyuki Michinishi, Tokumi Yokohiray, Takuji Okamoto,
Toshifumi Kobayashiz and Tsutomu Hondoyy
Faculty of Engineering, Okayama University of Science, Okayama, Japan
yFaculty of Engineering, Okayama University, Okayama, Japan
zMitsubishi Electric Co., Tokyo, Japan
yySharp Takaya Electronics Industry Co.,Ltd., Okayama, Japan
Abstract
In this paper, we propose a new I
DDQ
test method for
detecting floating gate defects in CMOS ICs. In the method,
unusual increase of the supply current caused by defects
is promoted by superposing an AC component on the DC
power supply. Feasibility of the test is examined by some
experiments on four DUTs with an intentionally caused
defect. The results showed that our method could detect
clearly all the defects, one of which may be detected by nei-
ther any functional logic test nor any conventional I
DDQ
test.
1. Introduction
It is well known that most of the defects caused in CMOS
logic ICs manufactured are short ones and open ones[1].
The open defects are further classified into stack-open ones
and floating gate ones. The short defects and the stuck-open
defects can be detected effectively by functional logic tests,
so-called I
DDQ
tests[2],[3], etc. The floating gate defects
however cannot always be detected owing to the following
reason[3]-[6].
Potential of the floating gate is apt to be affected by the
environment surrounded[5],[7]. It may therefore vary ac-
cording to the values of input vectors as if defect-free , and
besides, quiescent supply current may scarcely increase as
if defect-free. In other words, there can exist some defects
which are detectable with neither any functional logic test
nor any conventional I
DDQ
test. Thus, it is an earnest re-
quest for test engineers to develop more powerful methods
to be able to detect such defects.
From the background mentioned above, an I
DDQ
test
method with an externally applied electric field[8] was pro-
posed. It intends to detect open defects by exciting the de-
fective nodes with the electric field so that a large amount
of abnormal supply current flows. It may be expected by
use of the method that some of defects, which cannot be
detected by any other method, turn detectable ones. Some
class of floating gate defects is one of such defects. The
detailed performance of the method however has not been
known because it is on the way of development.
This paper proposes a new I
DDQ
test method which has
ability similar to one in the paper[8]. In our method, a si-
nusoidal signal superposed on the supply voltage is used in
place of the electric field to excite the floating points. The
test equipment is simpler and the effect of the sinusoidal
signal on the floating point is more reliable.
In the next section, we describe the outline of our test
method. In the succeeding section, we analyze the floating
gate potential in order to make its principle clear. In the
fourth section, feasibility of our test method is shown based
on some experiments on four DUTs with an intentionally
caused defect. In the fifth section, our method is compared
with other conventional test ones. Finally, we conclude with
a summary and our future works.
2. Test strategy
Figure 1 shows a CMOS inverter and its input/output
characteristics. A high level input voltage v
H
and a low
level input voltage v
L
are defined as V
iH
< v
H
 V
DD
and
0  v
L
< V
iL
, as shown in Figure 1(b), respectively. If the
inverter is defect-free and the input voltage V
i
is held within
either of above ranges, quiescent supply current scarcely
flows.
On the other hand, if it has any floating gate defect, the po-
tential of the defective node is uncertain, and the defect can-
not always be detected by conventional I
DDQ
tests because
of the following reason.
Figure 2 shows an equivalent circuit for an inverter with a
floating gate defect, where C
D
; C
G
and C
I
are stray capac-
itances from the floating node to the power supply source,
the ground (GND) and the corresponding input terminal, re-
spectively. As long as V
DD
is held invariant and V
i
is fixed
to v
H
or v
L
, the potential of the defective node is deter-
mined by electrical charges stored on these capacitances. It
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Figure 1. DC characteristic of CMOS inverter
scarcely changes within a second or a minute because of
high leakage resistance. If such the potential is over either
of the ranges(i.e. V
iL
< V
i
< V
iH
), some supply current
flows, while it is within either of them, little supply current
flows. Thus, the defect cannot always be detected by the
conventional I
DDQ
tests.
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Figure 2. Equivalent circuit for inverter with
floating gate defect
In order to make it detectable reliably by the I
DDQ
tests,
it is necessary to force the potential V
x
of the defective node
to bring into active region of the inverter. Figure 3 shows an
a circuit which we developed for the purpose. Input ter-
minals should be connected to the power supply node and
the ground so that V
i
is fixed to v
H
and v
L
, respectively.
The C
I
shown in Figure 2 is merged into C
D
and C
G
ac-
cording to V
i
= V
DD
and V
i
= 0(GND), respectively. A
sinusoidal component V
S
is superposed on the DC supply
voltage V
D
. So, V
i
also swings sinusoidally, promoting to
make the complementally MOSFETs conduct. Thus, it is
expected that our method can detect the defect more sensi-
tively than conventional I
DDQ
tests.
3. Analysis of floating gate potential
From Figure 3, V
x
can be related to V
DD
by
dV
x
dt
= B
dV
DD
dt
(1)
Vo
V x
floating gate
 defect
I DD
V
CG
CD
DD
V  (t)
DV 
S
Vi=
VDD
0
Figure 3. Test circuit
where B = C
G
=(C
D
+ C
G
). The power supply voltage
V
DD
is given as
V
DD
(t) = V
D
+ V
S
(t) (2)
where V
S
is a sinusoidal signal shown in the following.
V
S
(t) = A sin!t = A sin 2ft (3)
If the initial value of V
x
is at v
0
, we can obtain the following
solution from the equation(1).
V
x
= AB sin 2ft+ v
0
(4)
It is found from the equation above that V
x
varies with the
change of V
S
sinusoidally.
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Figure 4. Static V
i
  I
DD
characteristics with
dynamic behavior of a defective inverter in
case of V
iL
< v
0
 V
th
Bold lines in Figure 4 shows static V
i
  I
DD
charac-
teristics of a CMOS inverter. The threshold voltage V
th
and the peak supply current Imax
DD
increase with the rise in
V
D
(V
D1
< V
D2
<    < V
D5
). All the curves trace almost
the same locus as long as V
i
in each curve is lower than the
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corresponding V
th
. Accordingly, the boundary V
iL
of the
low level voltage is held constant, regardless of V
D
.
The inverter which has the characteristics shown in Fig-
ure 4 is supposed to have a floating gate defect. The po-
tential V
x
given by the equation (4) is induced at the defec-
tive node, and some variable component appears in I
DD
as
shown on the right side. That is, if V
iL
< v
0
 V
th
, the
peak supply current Imax
DD
is higher than the quiescent one
at A = 0(V
S
= 0). Waveforms of V
x
and I
DD
for v
0
lower
than V
iL
are shown in Figure 5. The I
DD
flows intermit-
tently in synchronizing with V
S
. It is apparent that if the
defective node has a initial potential between V
iL
and V
th
as shown in Figure 4, the defect is detectable by both con-
ventional I
DDQ
method and our method. The defect of the
DUT in such a situation as Figure 5 is however detectable
only by our method, because little I
DD
flows at v
0
less than
V
iL
if V
S
= 0.
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Figure 5. Dynamic behavior in case of v
0
 V
iL
For the DUT with a initial potential higher than V
th
, the
outline illustration of V
i
  I
DD
curves can be obtained as
Figure 4 opposed against I
DD
axis. The criterion of the
potential is the supply voltage V
D
. The dynamic behavior
in case of v
0
 V
iH
can be shown as Figure 6, which is
given by opposing Figure 5. It is found that our method is
also applicable to the case in the same way as Figure 5.
Thus, it is expected from above analysis that any floating
gate defect can be detected by the proposed method regard-
less of values of v
0
andB, as long asA is selected to enough
high value.
4. Experimental results
For the purpose of the experimental examination, we
picked up four NAND gate packages TC4011BPs manu-
factured by Toshiba Co.. Each of them has four 2-inputs
IDD
V i ViH
V   =VD D5
D
V   =VD D4
V   =VD D3
V   =VD D2
V   =VD D1
V
I DD
max
v0
Vx
IDD
Figure 6. Dynamic behavior in case of v
0

V
iH
NAND gates. We made up only one floating gate defect per
package. That is, each DUT has only one defect differing
from the others. Figure 7 shows the points of the defects by
marking crosses (1)-(4) on a CMOS NAND circuit. Figure
8 shows them on the layout. We caused them by cutting
the corresponding aluminum wires with FIB (Focused Ion
Beam).
VDD
(b)
b
a
c
(a)
b
a
c
(1)
(2)
(3)
(4)
Tr1 Tr2 Tr5 Tr7
Tr8Tr6Tr3
Tr4
Figure 7. Defects shown on a CMOS NAND
gate circuit(TC4011BP)
Figure 9 is the test circuit used in our examinations. Pin
numbers 14 and 7 are for power supply and ground, respec-
tively. R(1:0k
) is a resistor to measure the supply current
I
DD
. All the input pins of NAND gates except a faulty one
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were connected to the ground. For the inputs of the faulty
NAND gate, the same test vectors as those in the paper[8]
were given. For example, we used a test vector a = v
H
,
b = v
H
for the defect(1) in Figure 7(b), so that a current
path from the power supply node to the ground may be gen-
erated.
(1)
(2)
(3)
(4)
VDD
b
c
a
TrTr1 2
Tr3Tr4 GND
VDD
Tr5
Tr6
Tr8
Tr7
Figure 8. Four defects on the layout
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to be connected to power suppy node 
or ground
Figure 9. Experimental circuit
The results showed that we could detect all the defects
by our method. That is, I
DD
of each DUT abnormally in-
creased with the test vector mentioned above. Waveforms
are shown in Figure 10 (a),(b),(c) and (d) which correspond
to the defects(1),(2),(3) and (4) shown in Figure 7, respec-
tively. The I
DD
in each DUT was measured at enough inter-
vals to avoid influence of the last measurement. On the way
of testing, the supply current I
DD
oscillated synchronously
with the AC component superposed.
The peak supply current Imax
DD
in each case increases
with the extension in the amplitudeA of the sinusoidal com-
ponent. Though it is smallest in case of the defect(1), it is
much larger than the leakage current which is about 2A in
unfaulty TC4011BPs. It means that all the four floating gate
defects can be detected by measuring the supply current.
Though the frequency of V
s
used in the results shown in
Figure 10 was 1kHz, even 100Hz and 10KHz could almost
get the same results. Maximum frequency depends on the
DUT.
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Figure 10. Waveforms of I
DD
5. Consideration
In this section, we consider the results shown above in
comparison with those of other test methods. Figure 11
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shows the relations between the amplitude A of the sinu-
soidal wave superposed and the peak supply current Imax
DD
.
The Imax
DD
in each case increases in accordance with the in-
crease of the amplitude A.
It also increases with the rise in V
D
except for the
defect(1). It is easily found from the results that the
defects(2)(4) can be detected as abnormal rise in I
DD
not
only by our method but also by conventional I
DDQ
test
methods. On the contrary, the defect(1) can be detected
only by our method, because Imax
DD
increases not with V
D
,
but with A. We also examined that it cannot be detected by
means of functional logic test. Those results are summa-
rized in Table 1.
Table 1. Comparison with other test methods
defect no. logic test usual I
DDQ
our method
(1)   
(2)   
(3)   
(4)   
We will next discus why only our method can detect the
defect(1). The defect(1) was made up by cutting the wire
at the location much close to the gate of MOSFET Tr
2
as
shown Figure 8. It seems therefore that the magnitude of
C
I
is rather large in comparison with C
D
or C
G
in Figure
2. This means that the action of Tr
2
is liable to be con-
trolled by the potential of the input (the value of b) as if
defect-free. Taking such a situation into account, we can
understand the result of the defect(1) tabulated in Table 1
as follows. In the functional logic test, Tr
2
is in saturation
state for the test vector a = v
H
; b = v
L
, resulting in no
fault on appearance. In the usual I
DDQ
test, the test vector
a = b = v
H
is given, so that Tr
2
is in cut-off state, resulting
in no fault(I
DDQ
' 0). On the contrary, I
DD
increases re-
markably by the sinusoidal component in our test, resulting
in fault.
6. Conclusion
In this paper we proposed a new I
DDQ
test method for
detecting floating gate defects in CMOS ICs. The feasi-
bility of the test is examined by some experiments on four
NAND gate packages having a defect intentionally caused.
The experimental results showed that supply current could
be induced synchronously with the AC component super-
posed on the DC power supply. It means that proposed
method can detect floating gate defects rather easily than
the paper[8]. It is expected our method is also applicable to
stuck-open defects Our future work is applicability check
for open defects of other kinds.
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Figure 11. Effect of sinusoidal wave
Proceedings of the 11 th Asian Test Symposium(ATS’02) 
1081-7735/02 $17.00 © 2002 IEEE 
References
[1] J. M. Soden and C. F. Hawkins, “Electrical Properties
and Detection Methods for CMOS IC Defects,” Proc.
European Test Conf., pp.159-167(1989).
[2] W. Maly and P. Nigh, “Built-in Current Testing: Fea-
sibility Study,” Proc. of ICCAD, pp.340-343(1988).
[3] C. F. Hawkins, J. M. Soden, R. R. Fritzemeier and L.
K. Horning,“Quiescent Power Supply Current Mea-
surement for CMOS IC Detection,”IEEE Trans. IE,
vol.36, pp.211-218(1989).
[4] M. Renovell and G. Gambon, “Electrical Analysis and
Modeling of Floating Gate Faults,”IEEE Trans. CAD,
vol.11,pp.1450-1458(1992).
[5] V. H. Champac, J. A. Rubio and J. Figueras, “Elec-
trical Model of Floating Gate Defect in CMOS ICs
: Implications on I
DDQ
Testing,” IEEE Trans. CAD,
vol.13,no.3,pp.359-369(1994).
[6] S. Rafiq, A. Ivanov, S. Tabatabaei and M. Ren-
ovel,“Testing for Floating Gates Defects in CMOS
Circuits,” Proc. of 7th Asian Test Symposium, pp.228-
236(1998).
[7] W. Maly,“Modeling of Lithography Related Yield
Losses for CAD of VLSI Circuits,”IEEE Trans. CAD,
vol.4,pp.166-177(1985).
[8] M. Hashizume, M. Ichimiya, H. Yotsuyanagi and T.
Tamesada, “CMOS Open Defect Detection Based on
Supply Current in Time-variable Electric Field and
Supply Voltage Application,” Proc. of 10th Asian Test
Symposium, pp.117-122(2001).
Proceedings of the 11 th Asian Test Symposium(ATS’02) 
1081-7735/02 $17.00 © 2002 IEEE 
